A new approach for implementing two-level logic circuits, which exhibit minimal power dissipation, is introduced. Switching activity reduction of the logic network nodes is achieved by inserting additional input signals in specific gates. Based on the statistical properties (i.e. static and transition probabilities) of the primary inputs, a new concept for grouping the input variables with similar features is presented. An efficient synthesis algorithm for generating the set of all classes of the variables and solving the minimum covering problem for each class is developed. The comparison of the results, produced by the proposed method, and those from ESPRESSO shows that substantial power reduction can be achieved.
Abstract.
A new approach for implementing two-level logic circuits, which exhibit minimal power dissipation, is introduced. Switching activity reduction of the logic network nodes is achieved by inserting additional input signals in specific gates. Based on the statistical properties (i.e. static and transition probabilities) of the primary inputs, a new concept for grouping the input variables with similar features is presented. An efficient synthesis algorithm for generating the set of all classes of the variables and solving the minimum covering problem for each class is developed. The comparison of the results, produced by the proposed method, and those from ESPRESSO shows that substantial power reduction can be achieved.
Introduction.
The demand for smaller size coupled with increased functionality has resulted in densely packed electronics products, increased thermal concerns, and obstacles over how to sustain and improve battery life. A design that generates too much heat either shortens battery life or sometimes nullify the successful introduction of a new product.
Because the current advances in battery technology are not so promising as the applications require, low-power design of integrated circuits becomes a challenging problem [1, 2, 3 ].
Technology independent two-level logic synthesis can be performed by applying the CAD tools ESPRESSO [4] , ESPRESSO Exact [5] , and ESPRESSO Signatures [6] . The above tools aim at the optimization of a cost function related with the area.
Recently, two methods for minimizing the power dissipation of a logic function have been presented in [7, 8] . In particular, Vrudhula and Xie [7] proposed a modified-EXPAND method, employing the statistical characteristics of the input signals.
However, there are some drawbacks: i) the assumed static probabilities equal 0.5 for every input signal, ii) all input signals are spatiotemporally-uncorrelated, and iii) the power dissipation of the primary input signals is not taken into account. Iman and Pedram [8] , considering signals with random probabilities and taking into account the transitions of the primary input signals, defined a new notation called Power Prime Implicants (PPIs). Power savings up to 4% can be achieved. However, due to fact that all the assumed signals are not spatiotemporally-correlated, the corresponding power estimation is not accurate.
In this paper a new method for implementing low power two-level logic circuits, using the static and transition probabilities (i.e. temporal correlation) of the primary inputs, is introduced. Switching activity reduction of a logic network nodes can be achieved by adding in certain gates of the first logic level (i.e. AND gates), additional input signals. These signals force the outputs of the AND gates to logic level zero for a number of combinations of the binary input signals. A formal method for the determination of these signals, which are called blocking variables, is described. A synthesis tool for designing two level circuits in terms of power dissipation, which embodies the concept of the blocking variables and uses the main routines of ESPRESSO, is developed. After a series of iterations, a circuit with reduced power consumption results can be achieved. The number of iterations is user-specified, and depends on the upper and lower bounds of average power consumption per gate and the number of groups of logic variables with similar statistical parameters.
The results of our experiments indicate mean power savings up to 7% for a large number of logic circuits. Furthermore, in some cases a reduction of 20% for certain logic circuits can be achieved. It should be stressed that the calculated power estimates of a two-level logic circuit are more accurate than existing methods, because the primary inputs are assumed to be temporally-correlated. This paper is organized as follows: In Section 2 the power model is presented.
Starting from an example, the proposed method is described in Section 3. Results and conclusions are presented in Sections 4 and 5, respectively.
Power Dissipation Model.
The dynamic power dissipation of a CMOS gate can be calculated by:
where V is the supply voltage, f is the clock frequency, C x i is the gate capacitance of the i-th input, and E x i ( ) is the transition probability of the i-th input signal.
A input signal, x i , of a logic circuit can be described accurately with two statistical attributes, namely the static probability p x i ( ) and the transition probability E x i ( ) .
Definition 1:
The static probability, p x i ( ) , of the signal xi is defined as the percentage of the clock cycle in which the signal is in high logic level.
Definition 2:
The transition probability, E x i ( ) , of a signal xi is defined as the probability a transition to occur either from logic value one to zero or from logic value zero to one, during two successive clock cycles.
Adopting the power model proposed in [9] , it is assumed that the primary inputs are mutually-independent and each primary input is first-order temporally-dependent.
Given a logic function,
where ( ) 
, where
means that x signals perform simultaneously the same transition (1→0 or 0→1),
while the remaining signals stay at high logic state.
Adopting the fundamental principles of [9] , the transition probability of an ninput AND gate (a similar form for an n-input OR gate), F x x x n = − 0 1 1 ... , can be expressed as:
where { } b j i ( ) , ∈ 0 1 is the value of the i-th, i=0, 1,…, n-1, bit of the j-th,
, input combination. Also, p x i 11 ( ) and p x i 10 ( ) are the probabilities of the input signal x i to make the transitions 1→1 and 1→0 within two successive clock cycles, respectively. Equation (3) is used to calculate the E F ( ) , in place of the Reduced Ordered Binary Decisions Diagrams (ROBDDs) [9] . Also, the term 2 of eq.
Eventually, the total dynamic power dissipation is given by:
where x i is the i-th input of the first level, Q ( ) Q n ≥ is the total number of the inputs of the first level, y j is the j-th output of the first level, M is the number of the AND gates, C AND is the input capacitance of each primary input of an AND gate, C OR is the input capacitance of each input of the OR gate, and C L is the output load.
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Description of the new idea.
The basic principles of the proposed method, employing a certain logic function are presented first, while the formal description follows. It is assumed that signal x 3 of the logic function, F x x x x x x = + + 0 1 0 2 0 3 exhibits low-transition probability and high static-1 probability, while the signals x 0 , x 1 , and x 2 are characterized by high-transition probabilities. The corresponding logic circuit of the function F is shown in Figure 1 .
During this time interval the value of the logic function depends only on the value of the internal node y 3 . More specifically, if x 0 =1, the logic value of F is equal to 1 for any logic value of the nodes y1 and y2. Hence, the corresponding power consumption of the nodes y1 and y2 can be reduced, i.e., we can conserve energy. Inserting the complement form of the signal x 3 into the first two terms of the logic function, a new logic
0 3 , can be obtained, as it is shown in Figure 2 .
In this circuit, if x 3 1 = , the logic values of nodes ′ y 1 and ′ y 2 are equal to zero and thus, they do not make any transition. The functionality of the original circuit is preserved since Applying eq. (4) for each logic function F and ′ F , the corresponding total power dissipations are:
( )
respectively. Assuming p x ( ) . (5) and (6), we obtain:
respectively. Hence, the expected total numbers of the transitions (over all nodes) of each logic circuit per clock cycle are:
. . .
E 2 4 1 0 75 0 5 5 35
respectively. Apparently, the second logic implementation has reduced transition activity compared with the first one. Eventually, using equations (9) and (10), the resulting amount of the power saving is proportional to
The above observation is the stimulus for our approach. Exploiting the statistics of the input signals and using the main routines of the ESPRESSO, a CAD tool for power optimization of a Boolean function, expressed in minterms, will be presented in the next section.
Description of the proposed method
The goal of the proposed method is to reduce the switching activity of a twolevel logic circuit. For that purpose, certain primary input signals with appropriate characteristics, as it has been presented in Section 3.1, must appear in the poweroptimized expression of a logic function. The selection of all logic variables (i.e., blocking variables) with the appropriate statistical features is performed as a first step.
Then, during the logic optimization process these variables are used for reducing the activity as many as possible AND gates of the logic circuit. Generally, it is possible to have input variables with identical or similar statistical features, which can be grouped into a number of sets, called classes hereafter. The fundamental principle that exists behind the class' notion is the partitioning of the Boolean space occupied by a logic function. Then, each partition (or class) can be optimized in terms of the power (i.e.
blocking variables) and area, employing the proposed method.
The proposed low power logic algorithm process exhibits iterative structure.
Indeed, after the execution of a certain number of algorithm iterations, minimal power dissipation can be achieved. The total number of iterations is interactively-specified,
given the available design time to reach the optimal solution. Depending on the design constraints, the designer specifies an upper and lower bound of the desired power dissipation, and the step of an iteration. Particularly, the lower bound represents the desired design target of the considered application. However, it is not always feasible to meet such power specifications due to particular features of the assumed logic function and statistical characteristics of the input signals.
For the sake of clarity, an "informal" presentation of the basic principles of the proposed method has been done in the above paragraphs. Thus, before starting the detailed discussion of the proposed method, the precise definitions of the used principles have to be put forward. Therefore, each class contains certain variables with similar switching activities, whose literals have the smallest static probability.
The lower bound of the classes number is equal to one, which implies that
, while the upper bound is equal to n, which means that ( )
Definition 4:
The switching activity, SW C i , of a class C i is defined as
where ⋅ denotes the cardinality of a set.
Definition 5 :
Each member x i k i of the set C i is called blocking variable. The power threshold can be computed by the following formula:
where P area is the power dissipation that corresponds to the area-optimized logic function, ′ F is the number of the cubes (AND gates) after ESPRESSO execution on F, and p CF is a reduction coefficient of the average power dissipation per gate, where
The synthesis process of a power-optimized two-level logic circuit can be described within this framework :
Given a logic function, Minterms expression has been chosen as starting logic form because it is a "primitive" form, that is no other transformation (for instance area minimization) has not been applied on the logic function.
The proposed synthesis procedure in an algorithmic description is given Figure 5 .
The inputs of the proposed algorithm are: i) the boolean function F, expressed in minterms format, ii) the static probabilities P F , and iii) the transition probabilities, E F .
In step 1, the logic function F is optimized by ESPRESSO and a new form, ′ F , is obtained. Also, the power consumption, P area , of the function ′ F is estimated. In step 4, the power coefficient, p CF , and the selected classes coefficient, w CF , are re-specified to achieve a better solution, if it is possible.
Finally, the circuit with the minimal power dissipation is determined in step 5.
Experimental Results
The proposed method for synthesizing two-level logic circuits, which dissipate low power has been implemented by a new synthesis tool named MINPOTL we derive ten random logic circuits. Furthermore, for each number n of primary inputs, ten different randomly-distributed statistics files are taken into account. Eventually, the total number of the derived experimental circuits is equal to 100 for each pair of n and R. To calculate the power dissipation, it is assumed that: CL = 10 C g for the output load, COR =2 C g for OR inputs, CAND =1 C g for AND inputs, CINV = 1 C g for inverted inputs of an AND gate, and 1 2 1
In Table 1 , the experimental results of the power optimization for lower_pCF = 0.5, upper_pCF = 1, and lower_wCF = 0.5, upper_wCF = 1 are presented. Each row represents 100 generated circuits for each combination of {n, on-set-ratio, statistics file}. Column 2 gives the normalized power dissipation after area optimization, while column 3 contains the total power dissipation applying the proposed method. Column 4 gives the mean power reductions. The results indicate that for functions with large on-set ratio, power savings more than 7% (n=9, R=0.9) can be achieved. This comes from the fact that as the coverage ratio is large enough, we can combine the minterms in each class in a more efficient way. Thus, with no increase of the corresponding area, power reduction can be achieved. The minimum power dissipation that corresponds to each row of Table 1 is shown in Table 2 . It can be noticed that the power reduction it could be more than 20 % (n=7, R=0.9).
Generally speaking, the experimental results must not be interpreted only from a "quantitative" aspect, but also from a "qualitative" aspect. Indeed, since the temporal correlation of the primary inputs are taken into consideration, the derived power savings are more accurate than the corresponding gains of the existing approaches. circuit. Moreover, it should be stressed that the mean variation of the area ranges from -5% to +1%. That is, of the curve of "proposed method" follows the variations of "ESPRESSO's" curve.
It should be stressed that the experimental results of the proposed method were compared with the ESPRESSO results, because the existing methods [7, 8] have different characteristics (i.e. no temporal correlation, constant value of probability, etc)
as it has been mentioned in Section 1.
Conclusions
In this paper, an iterative synthesis algorithm for minimizing the power dissipation of two-level logic functions has been presented. Future research work in this area will include the impact of blocking variable concept in the extraction, decomposition, and factorization procedures of a multilevel logic environment, where additional power reduction is expected. 
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